

# SRINIX COLLEGE OF ENGINEERING

2<sup>nd</sup> INTERNAL EXAMINATION-2021-22

Subject-DLD

Semester-3<sup>RD</sup>

Branch-CSE

Full Mark-100

Time-2.30Hrs

## PART-A

**ANSWER ALL THE QUESTIONS**

**[2X10]**

**1.**

- Convert  $(133.6)_{10} = (?)_8$ .
- Find 2's complement of  $(1101101)_2$  and  $(26)_{10}$
- Differentiate between combinational and sequential circuit.
- Write about XOR and NOR.
- Define flip-flop and its types.
- Find the modulus, no of flip-flop and no of binary number for a 4-bit counter.
- Draw a full adder using two half adders.
- Differentiate between synchronous and asynchronous counter.
- Define race around condition in flip-flop.
- Write state diagram and state table of JK flip-flop.

**ANSWER ANY EIGHT PART-B**

**[6×8=48]**

**2.**

- Add (37) and (-56) in 2's compliment method.
- (i) Given a message (1101). Find a 7bit Hamming code.  
(ii) Define parity bit.
- Given  $Y = \sum m(0,1,3,5,6,10,14)$ . Implement using a 4X1 MUX.
- Given  $Y = A + D$ . Find the standard SOP format and min terms.
- Explain the 4-bit synchronous up counter with diagram.
- Describe about master-slave JK flip-flop.
- Convert SR flip-flop to T flip-flop with diagram.
- Explain about full subtractor.
- Design a decoder using full adder.
- Describe about SR flip-flop with diagram and table.

**ANSWER ANY TWO**

**PART-C**

**[16×2]**

**3.** Given  $Y = A\bar{B} + \bar{C}$

- Draw using basic gates.
- Implement using only NAND gates
- Implement using only NOR gates.

**4.** Write short note on i) ASM chart ii) PISO shift register

**5.** Explain all about logic gates with its relevant information.

-----ALL THE BEST-----